An orthogonal full-factorial design was used to study the effect of CdS and CdTe layer thickness, oxygen ambient during vapor CdCh (VCC) and the use of nitricphosphoric (NP) acid as a pre-contact etch on the initial and stressed performance of CdSlCdTe small-area devices. The best initial device efficiency (using thinner CdS, thicker CdTe, no oxygen during VCC, and NP etch) also showed poor stability. Increasing the CdS thickness significantly improved stability with only a slight decrease in resulting initial performance. All devices used a thin margin of CdTe around the perimeter of the backcontact that was shown to significantly reduce catastrophic degradation and improve overall test statistics. The latter degradation is modeled by the formation of a weakdiodenow shunt resistance localized near the edge of finished devices. This shunting is believed to occur through the CdSlCdTe interface, rather than along the device edge, and is exacerbated by thinner CdS films and fabrication defects resulting in direct metal-CdTe contact.
INTRODUCTION
The success of photovoltaics as a viable source of renewable energy will be achieved by balancing performance, cost, and reliability. To date, much of the current knowledge regarding polycrystalline thin film devices has focused on optimizing initial performance. In this work, we present empirical optimization experiments specifically designed to study the balance between performance and stability.
Device Fabrication
The technique used to fabricate CdSlCdTe devices have been previously described [I]. The basic structure is that of a superstrate design in which light passes through a transparent glassltin-oxide superstrate, where it is then absorbed in the n-(CdS)/p-(CdTe) heterojunction structure. For this study, the chemical-bath deposited CdS layer thickness was vaned by adjusting the time of growth (3 levels: 34, 37. and 41 m; corresponding to approxjmate film thicknesses of 60, 80, and 100 nm). The close spaced sublimated (CSS) CdTe thickness was similarly controlled using deposition time (2 levels: 8 and 11 pm). After the CdTe deposition, the finished structure was subjected to VCC at 400 "C in a oxygenhelium ambient (2 levels: 0 torr 02/500 torr He and 100 torr Od400 torr He). (  V ,  ) in volts, short-circuit current density (J=) in mAlcm2, fill-factor (%'OFF), and efficiency (11%) after initial fabrication and afler stress testing were generated from these orthogonal designs and subsequently compared with actual data using simpte residual analysis.
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Accelerated stress testing consisted of heating cells uniformly to a temperature of 100°C while illuminating them through the glass side with a solar-matched spectrum (filtered Xenon source) at one-sun irradiance.
Devices were allowed to naturally bias themselves at open-circuit voltage. Devices were placed within machined aluminum holders that were heated from below using a Cu-heat riser placed on a regulated hot plate. Uniformity among all samples was measured using embedded thermocouples and determined to be *5OC Due to the necessity of using a single CdS film for 8
CdTe devices, total randomization of experimental points was not possible. Rather, devices were fabricated in the sequence of using ever-thicker CdS films. The residual plot above shows that the accuracy of the model improved as CdS film thickness increased (higher run sequence).
This characteristic was also observed for the stressed dataset correlations.
The magnitude variation in residuals among Vac, Jsc, FF. and q% for the unstressed data was less than f 10 mV, 1 mA/cm2, 3%, and 1% respectively. In addition, reproducibility among replicated devices was also measured and found to be surprisingly good. Process interactions were studied within the context of the regression models for unstressed devices. When NP etch was used, the highest efficiency devices were i 37
made using the thinnest CdS. thickest CdTe, and zero oxygen during the VCC process. At these process combinations, the predicted and actual V,c/JdFF/q% values were 0.8 1 9/23.2/67.9/12.9 and 0.81 9/23.3/68.6/13.1 respectively. When NP etch was absent. the highest initial efficiency devices also used the same processing combination. The predicted and actual parameters in this case were again in excellent agreement, 0.&10122.97/59.2/11.0 and 0.809/23.2/58.9/11.1 respectivety. In both NP and now etched devices, the oxygen level present during the VCC process affects the sensitivity of the process to variations in CdS window layer thickness. As oxygen is reduced, the performance of devices became less sensitive to variations in the CdS window layer thickness.
Regression models of the stressed cells after 693 hrs of light soak at 100°C were not as well-correlated as the initial performance datasets but were nevertheless adequate for data interpretation. Statistically, the best reproducibility among replicated pair devices was observed when the CdTe tilm wa5 thicker, and particularly, when NP was used. As the CdTe thickness decreased, reproducibility was not as good. For the thick CdTe case with NP, the combination of thin CdS and no 0 2 during the VCC process resulted in the worse stability of all devices (mean degradation of -87%). When 0 2 was introduced, the stability improved considerably (up to -9.0% mean degradation). The benefit of using 0 2 during VCC for thin CdS devices is shown in Figure 2 (a). This behavior was also observed in the case when NP was absent though it was not as strong. As shown in Figure 2 (b), the reproducibility in degradation for thin CdS devices (both with and without 0 2 during VCC) was not as good as shown for the NP etched examples in Figure 2( 
Fig. 2. Stability of thick CdTe devices with (a) and without (b) NP etch
Comparing the unstressed and stressed datasets resulted in an interesting observation. The highest initial efficiency (actual and predicted) yielded the least stable device. However, by increasing the CdS thickness from 60 nm to 100 nm, a significant improvement in stabiljty was obtained with only a slight drop in performance. The predicted efficiency at t=O was obseerved to drop to only 12.63% (actual mean level of 12.5%). The corresponding degradation improved to a modeled level of -11.8% (actual mean tevel of -8.4%).
The major impediment to correlating processing with stability was the tendency for identically processed devices to suddenly extibit large variations in degradation rate. This behavior was due to a significant increase in shunting. During earlier experiments, such behavior was commonplace, For example, Figure 3 shows how such an effect can rapidly destroy the statistical significance of stress testing. In this subset, 14 out of 48 devices (indicated by the Xs) showed this type of "catastrophic" degradation within the first 1000 hrs of stress testing (nearly a 30% occurrence rate).
. In these early devices, the edge was defined by cutting perpendicularly through the backcontact p,astes to the tin-oxide front contact using a razor blade. This approach favors the physical contact between these layers which are only separated by the activelayer film thickness of -8-10 urn. Such a "non-margined" structure was recently shown to favor leakage currents [4] . By introducing a thin (-1 mm) margin of CdTe around the perimeter of the backcontact we were able to effectively increase the potential shunting path length by a factor of 100. With this modification, shunting was reduced significantly. A plot similar to Figure 3 . but using the new "margined" cell structure shows only 7 such failures out of a sample of 66 devices. Of these 7 cells, 6 used thin CdS (not a process variable for the set shown in Figure 3 ).
Visual examination of the backcontacts for these 7 devices revealed regions (5 of 7) where the metal paste had visibly extended over the edge of the dag+dopant paste and was in direct contact with the CdTe surface but not the tin-oxide front contact (these extensions were still margined). Auger electron spectroscopy analysis of the CdTe surface between these protrusions and the actual CdS/CdTe device edge did not detect any Ag eliminating possible surface migration as the reason for shunting. These results, as well as the observation that 6 of the 7 devices used thin, 60 nm CdS (the one emption using 80 nm CdS) strongly suggests shunting has occurred perpendicularly through the device, rather than simply down the CdSlCdTe edge. Previously, metal atom chains were used to make switchable memory devices in a-Si [5] .
Recently, the concept of such chains as a breakdown mechanism in thin-film device junctions was proposed by
Karpov, et al. [6] . According to this model, the energy barrier for homogeneous shunt nucleation across a dielectric layer like CBD CdS should decrease linearly with decreasing layer thickness. This may be the reason why devices with thin CdS and direct Ag-CdTe contact (without an intervening C-paste layer) fail with stress testing. Infrared imaging of degraded but margined devices using thin CdS were used to study catastrophic shunting observed during stress testing. Figure 4 was recorded at 1.2 volts fonvard-bias (6.0 mA) and clearly shows the presence of bright spots distributed both within the cell interior as well as at the bottom right corner. These bright spots are believed to be due to either local variations in emissivity or, more interestingly, the evolution of heat associated with either resistive or diode recombination processes. Such spots have also been observed in reverse-bias, where diode recombination current joule loss is not expected. Figure 5 . The performance of this cell initially, after degradation, and after redefinition was 13.1 %, 1.3%. and 11.6% respectively.
A 10-diode Pspice model with the ability to adjust diode quality factor A. reverse-saturation current density Jo (mNcm'), and series, R, , and shunt, Rrh, resistance (oftms'cm2) was used to simulate the observed experimental data ( Such series-distributed diode models generate mare physically sensible values for J, and A relative to models that utilize single, "lumped circuit" equivalents and allow for modeling spatially localized variations in device characteristics. The simulation fits are shown as the solid lines in Figure 5 . The IO-diode fit for the initial case was made using Jo = 1.2e-11, A = 1.72, Rsh = 5K, and R, = 0.5.
. The shunted case was modeled as a single highly shunted, "weakdiode" with J0=le-02, A=l.8, Rp0.5, and R,h=0.5 in parallel with 9 slightly weakened diodes with J,=Ie-lO, A 4 . 8 , R,=0.95, and R,h=5K. By removing the single "weak diode" (e.g., leaving only 9 slightly weakened diodes), the simulation easily fit the re-defined experimental data shown in Figure 5 .
CONCLUDING REMARKS
The slight gain in initial performance associated with using the thinnest CdS films (-60 nm) was more than negated by significant problems with stability as measured by open-circuit, 100 O C light-soak stress testing. Stability problems with thin CdS films were attributed to defects where Ag layers contact the CdTe directly resulting in the formation of weakdiodes and shunting through the CdSlCdTe interface rather than along the cell edge. Such behavior may be verification of the thickness-dependent shunt nucleation model proposed by Karpov, et al [6] .
Process variations, in this case, the use of oxygen during the VCC step and thicker CdTe allowed for the use of thinner CdS.
